View CD4021BC_278592.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CD4021BC 8-Stage Static Shift Register
October 1987 Revised March 2002
CD4021BC 8-Stage Static Shift Register
General Description
The CD4021BC is an 8-stage parallel input/serial output shift register. A parallel/serial control input enables individual JAM inputs to each of 8 stages. Q outputs are available from the sixth, seventh, and eighth stages. All outputs have equal source and sink current capabilities and conform to standard "B" series output drive. When the parallel/serial control input is in the logical "0" state, data is serially shifted into the register synchronously with the positive transition of the clock. When the parallel/ serial control is in the logical "1" state, data is jammed into each stage of the register asynchronously with the clock. All inputs are protected against static discharge with diodes to VDD and VSS.
Features
s Wide supply voltage range: s Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS s 5V-10V-15V parametric ratings s Symmetrical output characteristics s Maximum input leakage 1 A at 15V over full temperature range 3.0V to 15V s High noise immunity: 0.45 VDD (typ.)
Ordering Code:
Order Number CD4021BCM CD4021BCN Order Code M16A N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Connection Diagram
Truth Table
Qn Parallel/ PI 1 PI n CL Q1 Serial (Note 1) Input Serial (Internal) (Note 2) Control X X X X X X X 0 1 X 1 1 1 1 0 0 0 0 0 1 1 X X X 0 1 0 1 X X X 0 0 1 1 0 1 Q1 0 1 0 1 Qn-1 Qn-1 Qn
X = Don't care case Note 1: Level change Note 2: No change

X
Top View
(c) 2002 Fairchild Semiconductor Corporation
DS005954
www.fairchildsemi.com
CD4021BC
Logic Diagram
www.fairchildsemi.com
2
CD4021BC
Absolute Maximum Ratings(Note 3)
(Note 4) Supply Voltage (VDD) Input Voltage (VIN) Storage Temperature Range (TS) Power Dissipation (PD) Dual-In-Line Small Outline Lead Temperature (TL) (Soldering, 10 seconds) 260C (Note 4) 700 mW 500 mW
Recommended Operating Conditions (Note 4)
Supply Voltage (VDD) Input Voltage (VIN) Operating Temperature Range (TA) CD4021BCN 3V to 15V 0 to VDD
-0.5V to +18V -0.5V to VDD +0.5V -65C to +150C
-55C to +125C
Note 3: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation. Note 4: VSS = 0V unless otherwise specified.
DC Electrical Characteristics
Symbol IDD Parameter Quiescent Device Current VOL LOW Level Output Voltage VOH HIGH Level Output Voltage VIL LOW Level Input Voltage VIH HIGH Level Input Voltage IOL LOW Level Output Current (Note 5) IOH HIGH Level Output Current (Note 5) IIN Input Current
Conditions VDD = 5V, VIN = VDD or VSS VDD = 10V, VIN = V DD or VSS VDD = 15V, VIN = V DD or VSS VDD = 5V VDD = 10V VDD = 15V VDD = 5V VDD = 10V VDD = 15V VDD = 5V, VO = 0.5V or 4.5V VDD = 10V, VO = 1.0V or 9.0V VDD = 15V, VO = 1.5V or 13.5V VDD = 5V, VO = 0.5V or 4.5V VDD = 10V, VO = 1.0V or 9.0V VDD = 15V, VO = 1.5V or 13.5V VDD = 5V, VO = 0.4V VDD = 10V, VO = 0.5V VDD = 15V, VO = 1.5V VDD = 5V, VO = 4.6V VDD = 10V, VO = 9.5V VDD = 15V, VO = 13.5V VDD = 15V, VIN = 0V VDD = 15V, VIN = 15V |IO|< 1 A |IO| < 1 A
-55C Min Max 5 10 20 0.05 0.05 0.05 4.95 9.95 14.95 1.5 3.0 4.0 3.5 7.0 11.0 0.64 1.6 4.2 -0.64 -1.6 -4.2 -0.1 0.1 3.5 7.0 11.0 0.51 1.3 3.4 -0.51 -1.3 -3.4 4.95 9.95 14.95 Min
+25C Typ 0.1 0.2 0.3 0 0 0 5 10 15 2 4 6 3 6 9 0.88 2.2 8 -0.88 -2.2 -8 -10-5 10-5 -0.1 0.1 1.5 3.0 4.0 Max 5 10 20 0.05 0.05 0.05
+125C Min Max 150 300 600 0.05 0.05 0.05 4.95 9.95 14.95 1.5 3.0 4.0 3.5 7.0 11.0 0.36 0.90 2.4 -0.36 -0.90 -2.4 -1.0 1.0
Units
A
V
V
V
V
mA
mA
A
Note 5: IOH and IOL are tested one output at a time.
3
www.fairchildsemi.com
CD4021BC
AC Electrical Characteristics
Symbol tPLH, tPHL Parameter Propagation Delay Time
(Note 6)
Conditions Min Typ 240 100 70 100 50 40 2.5 5 8 3.5 10 16 100 50 40 200 100 80 15 15 15 60 40 30 25 15 10 120 80 60 50 30 20 0 10 15 150 75 50 100 50 40 Any Input 5 100 250 125 100 200 100 80 7.5 pF pF ns ns ns ns ns s ns MHz Max 350 175 140 200 100 80 ns ns Units
TA = 25C, input tr, tf = 20 ns, CL = 50 pF, RL = 200 k VDD = 5V VDD = 10V VDD = 15V tTHL, tTLH Transition Time VDD = 5V VDD = 10V VDD = 15V fCL Maximum Clock Input Frequency tW Minimum Clock Pulse Width trCL, tfCL Clock Rise and Fall Time (Note 6) ts Minimum Set-Up Time Serial Input tH 200 ns (Ref. to CL) Parallel Inputs tH 200 ns (Ref. to P/S) tH Minimum Hold Time Parallel/Serial Control tWH Minimum P/S Pulse Width tREM Minimum P/S Removal Time (Ref. to CL) CI CPD Average Input Capacitance Power Dissipation Capacitance (Note 8)
Note 6: AC Parameters are guaranteed by DC correlated testing. Note 7: If more than one unit is cascaded trCL should be made less than or equal to the fixed propagation delay of the output of the driving stage for the estimated capacitive load. Note 8: CPD determines the no load AC power consumption of any CMOS device. For complete explanation, see 74C family characteristics application note AN-90.
VDD = 5V VDD = 10V VDD = 15V VDD = 5V VDD = 10V VDD = 15V VDD = 5V VDD = 10V VDD = 15V VDD = 5V VDD = 10V VDD = 15V VDD = 5V VDD = 10V VDD = 15V VDD = 5V VDD = 15V VDD = 5V VDD = 10V VDD = 15V VDD = 5V VDD = 10V VDD = 15V
Serial In, Parallel In, ts 400 ns VDD = 10V
www.fairchildsemi.com
4
CD4021BC
Typical Performance Characteristics
5
www.fairchildsemi.com
CD4021BC
Physical Dimensions inches (millimeters) unless otherwise noted
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A
www.fairchildsemi.com
6
CD4021BC 8-Stage Static Shift Register
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 7 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com
www.fairchildsemi.com

▲Up To Search▲

Price & Availability of CD4021BC

	To Download CD4021BC Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .